Abstract-In this paper, a current control method of discontinuous current mode (DCM) is proposed for a threephase grid-tied inverter in order to minimize inductors without worsening current total harmonic distortion (THD). In a conventional continuous current mode (CCM) control, current THD increases as an inductor value is reduced, because a zero-clamping phenomenon occurs due to deadtime. In the proposed DCM current control, a zero-current interval is intentionally controlled and a dead-time-induced error voltage is simply compensated with a conventional dead-time compensation. The validation of the control method is confirmed by simulation and a 700W-prototype. As simulation results, compared to the conventional CCM current control, the current THD is reduced by 97.6% with the proposed DCM current control, whereas the inductor volume is reduced by 70%. In the experiments, the current THD is maintained below 5% over load range from 0.3 p.u. to 1.0 p.u. even when the inductance impedance is reduced to 0.5% of the inverter total impedance.
INTRODUCTION
In the last decade, researches on photovoltaic system (PV) have accelerated due to an increasing demand of renewable and sustainable energy sources [1] - [3] . In the PV system, H-bridge three-phase grid-tied inverters are generally employed as an interface between solar panels and three-phase grid. In such grid-tied inverters, a grid filter is required to connect between an output of the inverter and the grid in order to filter out the current harmonics and to meet grid current harmonic constraints as defined by standards such as IEEE-1547 [4] . Due to the observation that inductors in the grid filter occupy a major volume of the inverter, an inductor value of the grid filter is necessarily reduced in order to minimize the grid filter as well as the inverter. However, this reduction of the inductor value implies a design of a high switching current ripple due to a high dc-link voltage to inductance ratio. This high current ripple results in a current distortion phenomenon called zero-current clamping, where a current distortion increases notably as the switching current ripple increases [5] - [9] .
Due to the zero-current clamping effect, the deadtime-induced error voltage exhibits a strong nonlinear behavior around zero-current crossing points. Hence, conventional dead-time compensation methods such as, e.g. two-level approximation compensation method (ACM) [10] - [11] , linear ACM [12] and three-level ACM [13] - [15] , cannot compensate for this nonlinear behavior of the dead-time-induced error voltage. Several compensation methods for the nonlinearity of the deadtime-induced error voltage such as adaptive dead-time compensation method and turn-off transition compensation method have been proposed to deal with this nonlinearity behavior and to reduce the zero-crossing current distortion [16] - [17] . Nevertheless, both methods exhibit the requirements which restrict the employment over a wide range of application. Adjustment mechanism parameters for the adaptive dead-time compensation must be properly tuned for each individual system [16] . Meanwhile, accurate device parameters, e.g. parasitic capacitances, are required for the turn-off transition compensation method [17] .
In this paper, a current control for the three-phase gridtied inverter operated in discontinuous current mode (DCM) is proposed in order to minimize the grid filter without worsening the current distortion. In order to deal with the zero-current clamping effect, the inverter is intentionally operated in DCM instead of a conventional continuous current mode (CCM). In other words, the zero-current interval with the DCM operation is controlled, enabling a proper compensation for the nonlinear behavior. Consequently, the conventional dead-time compensation method, i.e. two-level ACM, can be employed simply in order to compensate the deadtime-induced error voltage and reduce the current distortion. The contribution of this paper is that the proposed DCM current control is implemented with the conventional dead-time compensation method to simply compensate the dead-time-induced error voltage. The effectiveness of the proposed current control is confirmed by simulations and experiments.
II. DISCONTINUOUS-CURRENT-MODE CURRENT CONTROL
A. Zero-crossing distortion Figure 1 depicts the H-bridge three-phase grid-tied inverter with a LCL-based grid filter. The minimization of the LCL filter generates a current with a high ripple in the inductors L. The filter stage with Lf and Cf can suppress the high-order current harmonics in order to meet grid current harmonic constraints as defined by standards such as IEEE-1547 [4] . Figure 2 describes the zero-crossing current distortion phenomenon. As the current ripple increases with the minimized LCL filter, the current distortion increases notably around the zero-crossing points due to the zerocurrent clamping effect, making the dead-time-induced error voltage become nonlinear. Therefore, the employment of the conventional two-level ACM just further increases the current distortion [17] .
B.
Discontinuous-current-mode operation Figure 3 indicates the phase clamping selection in six cycles of traditional discontinuous pulse width modulation (DPWM), and the inverter output current waveform in one switching period during 0 o -60 o region. In order to simplify the control of DCM, only two phase currents should be controlled, whereas the current of the third phase is the summation of the currents of the first two phases. Hence, DPWM is employed in order to satisfy this control condition. During each 60-degree time region in DPWM, one phase is clamped to P or N polarity of dc-link voltage as shown in Fig. 3(a) , whereas the other two phases are modulated to control separately two inverter output currents as shown in Fig. 3(b) . Note that D1 and D2 indicate the duty ratios of the first and the second intervals of the first controlled current, D3 and D4 indicate the duty ratios of the first and the second intervals of the second controlled current, whereas D5 depicts the duty ratio of the zero-current intervals. The duty ratios in Figure 3 are calculated as follows.
The inductor voltage of the inverter-side inductor L during a switching period Tsw is given by (1), where Vdc is the dc-link voltage, vuo and vvo are the grid phase voltages. The average current iavg_u and the current peak ipeak_u shown in Figure 3 is expressed as,
Substituting (3) into (2), and solving the equation for the duty ratios D2, then the duty ratio D2 is expressed by (4),
Substituting (4) into (1) in order to remove the duty ratio D2 and representing (1) as a function of only the duty ratio D1, (5) is obtained [18] .
Substituting the differential of the inductor current diavg_u/dt in (5) as zero and the duty ratio D1 is expressed as in (6),
where fsw is the switching frequency. Then, substituting the differential of the inductor current diavg_u/dt in (1) as zero and the duty ratio D2 is expressed as in (7),
Similarly, the duty ratios D3 and D4 shown in Figure 3 can be expressed as in (8) Figure 4 shows the control system of the three-phase grid-tied inverter operating completely in DCM, whereas Table I depicts the values for the duty calculation and the switching signal output in each 60-degree time region. When the grid operates normally, the inverter only has to regulate the grid current following the sinusoidal waveform. First, the 60-degree time region is detected by detected values of the grid phase voltage vuo, vvo, and vwo. Then, the phase current references and the phase voltages are distributed to input values of a duty calculation based on the detected 60-degree time region as shown in Table  I . In the duty calculation step, the duty ratios D1-D5 are expressed as follows. Note that the calculation of the duty ratios D1-D5 is similar to that of the duty ratios D1-D4 shown in Figure 3 . (14) where i1_ref and i2_ref are the first and second controlled currents in each 60-degree time region, and v1, v2 and v3 are the voltages corresponding to the controlled currents. [1] [2] [3] [4] [5] [6] Value Input
Look-up Table I  for Fig. 3 . Therefore, the input values to i1, i2, v1, v2, and v3 are iu_ref, iw_ref, vuo, vvo and vwo, respectively, as shown in Table I .
Next, the dead-time compensation is introduced at the first step of PWM generation. The duty ratio which compensates for the dead-time-induced error voltage, is expressed as follow, (15) where Tdeadtime is the dead-time. The dead-time-induced error voltage is simply compensated as shown in Fig. 4 because when the inverter is intentionally operated in DCM, the zero-current interval is under control. The compensated duty ratios are then compared with the sawtooth waveform to generate the PWM signals. In order to avoid the simultaneous turn-on of both switching devices in one leg, the typical dead-time generation is used to delay the turn on. Finally, the PWM signals are distributed to the switching devices corresponding to each 60-degree time region of DPWM based on Table I . Note that if the outputs pwm2 and pwm4 are utilized as shown in Table I , the inverter is operated under synchronous switching; otherwise, if the outputs pwm2 and pwm4 are set to zero, the inverter is operated under asynchronous switching. Table II shows the circuit parameters to evaluate the operation of the inverters, whereas Figure 5 depicts the inductor volume against the inductor impedance. The inverter-side inductors L in Fig. 1 occupy a majority of the inverter volume. Therefore, the minimization of L is mainly focused in this paper. Generally, the inductor value is expressed as a grid filter impedance scaled to the inverter total impedance %ZL [21] . In particular, three designs of the grid filter impedance are evaluated. As shown in Fig. 5 , the inverter-side inductor L volume is minimized by 70% when the inductor impedance %ZL is reduced from 2.5% to 0.075%. Figure 6 shows the inverter output currents and the average currents of the conventional CCM current control and the proposed DCM current control at rated load with three inductor designs from Fig. 5 . As the current ripple increases, i.e. the decrease in the inductor impedance, the current with the conventional CCM current control distorts notably around the zero-crossing points. Consequently, the current THD increases from 1.5% to 9.8% when the inductor impedance %ZL is reduced from 2.5% to 0.075%. On the other hand, when the inverter is operated in DCM, the zero-current interval can be controlled and the dead-time-induced error voltage can be compensated simply as shown in Fig. 4 . Therefore, even with the minimized inductor impedance of 0.075%, the low current THD of 0.3% is achieved with the proposed DCM current control. Figure 7 depicts the load step response of the proposed DCM current control. As shown in Fig. 7(a) , even under the sudden load step between the load of 0.1 p.u. and the load of 1.0 p.u., the stable inverter operation and the balanced three-phase currents are still achieved with the proposed control. Figure 8 shows the current THD characteristics of the conventional CCM current control and the proposed DCM current control with three inductor designs from Fig. 5 . At rated load with the inductor impedance of 0.075%, the current distortion of the proposed DCM current control is reduced by 97.6% compared to the conventional CCM current control. Note that the current THD of the conventional CCM current control with the inductor impedance of 0.075% or 0.6% has a tendency to decrease at light load. The reason is when the average current is significantly smaller than the current ripple, the current mode is no longer CCM but triangular current mode (TCM) [22] - [23] . In TCM, all the turn on of the switching devices is zero voltage switching. On other words, the dead-time-induced error voltage does not occur in TCM. Hence, the current distortion due to the zero-clamping phenomenon disappears at light load. IV. LABORATORY SETUP Table III shows the experimental parameters, whereas figure 9 depicts the prototype of the miniature threephase grid-tied inverter. In order to operate the inverter under DCM over entire load range with the switching frequency of 20 kHz, the inverter-side inductor value is designed at 80 mH, whose impedance is 0.5% of the total inverter impedance. Figure 10 depicts the three-phase grid-tied inverter DCM operation waveform at rated load. In Figure 10 (a), the phase difference between the grid current of u phase and the grid u-phase voltage is almost zero, i.e. the unitypower-factor operation. Furthermore, even with the small inverter-side inductor impedance of 0.5%, the low current THD of 2.4% is still achieved. As shown in Figure 10 (b)-(c), the three-phase inverter output currents are similar to those shown in Figure 6 (c), i.e. the operation of the proposed DCM control is confirmed. Figure 11 shows the grid phase voltages and the grid currents of u phase and w phase at the normal operation and at step-up load change. At the normal operation, the three-phase grid current is well balance and the low current THD of 2.4% is achieved for all three-phase grid current. At the step-up load change from 0.1 p.u. to 1.0 p.u., the stable current response is confirmed. Note that (c) Conventional CCM current control with %ZL = 0.075% at rated load (d) Proposed DCM current control with %ZL = 0.075% at rated load Fig. 6 . Inverter output currents and average currents of conventional CCM current control and proposed DCM current control at rated load. The current THD of the conventional CCM current control increases with the reduction of the grid filter impedance, whereas the current THD of the proposed current control is still low. the three-phase grid currents are still balance both before and after the step-up load change. Figure 12 depicts the current THD characteristics of the proposed DCM current control. The current THD is maintained below 5% over load range from 0.3 p.u. to 1.0 p.u., which satisfies the current THD constraint in IEEE-1547, even when the inductance impedance is reduced to 0.5% of the inverter impedance. The increase of the current THD at light load can be explained due to the high occupation of the reactive current flowing through the filter capacitor. Therefore, in order to reduce the current THD at light load, the DCM control should also consider the effect of the reactive current in the filter capacitor.
III. SIMULATION RESULTS

A. Discontinuous-current mode operation
B. Efficiency comparison between asynchronous
switching and synchronous switching in DCM Figure 13 shows the asynchronous switching and synchronous switching in DCM. In the asynchronous switching, the corresponding switches are turned after the period D1Tsw and D3Tsw finish. Therefore, the current has to flow through the diode. In the next generation switching devices such as SiC or GaN, the forward voltage of the inverse diode in such devices is generally higher than that of the conventional MOS-FET devices. Consequently, the conduction loss with the asynchronous switching is higher that of the synchronous switching, where the current flows through the FET part. As shown in Figure 13 , the synchronous switching can also be applied into DCM in the same manner as the conventional CCM. Consequently, the conduction loss of the switching device is reduced. Figure 14 depicts the efficiency comparison between asynchronous switching and synchronous switching in DCM. The application of the DCM synchronous switching reduces the conversion loss by 33% compared to the DCM asynchronous switching at rated load. Furthermore, the maximum efficiency of 97.8% is achieved at rated load.
V. CONCLUSION
In this paper, the DCM current control was proposed to the grid-tied three-phase inverter in order to minimize the grid filter volume without worsening the current THD. When the inverter is operated under DCM, the zero- Fig. 10 . Three-phase grid-tied inverter DCM operation waveform at rated load. The three-phase inverter output currents shown in Fig. 10(b) are similar to those shown in Fig. 6(c) . This confirms the operation of the proposed DCM control. current interval can be controlled, compensating simply the dead-time-induced error voltage. Consequently, when the inductor impedance is reduced to 0.075%, the current THD of the proposed DCM current control is reduced by 97.6% compared to the conventional CCM current control as simulation results. In the experiments, the current THD was maintained below 5% over load range from 0.3 p.u. to 1.0 p.u. even when the inductance impedance is reduced to 0.5% of the inverter impedance.
In the future work, the DCM current feedback control will be considered in order to eliminate the circuitparameter dependency. (b) Synchronous switching in DCM Fig. 13 . Asynchronous switching and synchronous switching in DCM. Similar to the conventional CCM, the synchronous switching can also be applied into DCM. This makes the current flow through the FET part instead of the diode. Consequently, the conduction loss of the switching device can be reduced. Loss reduced by 33.3%
1.0 p.u. equals to 700 W. Maximum efficiency of 97.8% is achieved at rated load.
Fig. 14. Efficiency comparison between asynchronous switching and synchronous switching in DCM. The application of the DCM synchronous switching reduces the conversion loss by 33% compared to the DCM asynchronous switching at rated load.
